

SE (comp) / sem-IV / COA / 03/12/2014

P. ①

QP Code : 12476

CBSU

(3 Hours)

[Total Marks : 80

- N.B.** (1) Question No. 1 is **compulsory**.
(2) Attempt any **three** questions from remaining **five** questions.
(3) Assume suitable data if **required**.
(4) Draw neat diagram wherever **necessary**.

1. Solve any **four** :

- (a) What are the types of pipeline hazards ?
 - (b) Explain in brief memory mapped I/O.
 - (c) Explain in detail cache coherence.
 - (d) Draw flow chart of Booth's algorithm.
 - (e) Define stored program concept and draw Von Neumann's Architecture.
2. (a) Explain in detail different types of addressing modes.
 - (b) Multiply $(-2)_{10}$ and $(-5)_{10}$ using Booth's Algorithm.
3. (a) Explain Wilke's Engine (Hardwired Control Unit) in detail.
 - (b) Explain virtual memory with reference to memory hierarchy, segments and pages.
4. (a) Explain features of RISC and CISC processors.
 - (b) Explain six stage instruction pipeline with suitable diagram.
5. (a) Explain various high speed memories such as interleaved memories and caches.
 - (b) Explain LRU page replacement policy with suitable example.
6. (a) What is Bus Arbitration ? Explain any two techniques of Bus Arbitration.
 - (b) Write short note (any **two**) :
 - (i) Nano programming
 - (ii) DMA (Direct Memory Access)
 - (iii) Plotter.