

ME-sem-x-cBas- compuders - Microprocessor

17/1/6

QP Code: 31091

(80 Marks) (3 Hours)

• Question no. 1 is computiony. • Answer any three questions from question no. 2 – 6. • Assume suitable data, if necessary. Q.1. Answer following questions in brief. a. Explain programming model of 8086. b. D. Disself publishes raises on Pentium processor. (25) G. Explain, in the publishes raises on Pentium processor. (26) Q.2. a. Explain memory fact format supported by SuperSpare processor. (27) Q.2. a. Explain memory fact format supported by SuperSpare processor. (28) Q.3. a. Design 808 based minimum mode system for following requirements: (12) 1. 256 KB of RAM using 64 KB x-8-bit device II. 128 KB of RAM using 64 KB x-8-bit device III. 17 in the 8-bit parallel ports using 8255 N. Support of 8 interrupts D. Explain, in brief, cache organization of Pentium processor. (28) Q.4. a. Draw and explain architecture of SuperSpare processor. (29) D. Draw Unling diagram of read operation on 8086 based system. (10) Q.5. a. Draw and explain architecture of Pentium processor. (10) D. Comparison between is and I7 C. SuperSpare registers (10) C. SuperSpare registers (10) C. SuperSpare registers (10) C. SuperSpare registers (10) D. SuperSpare register (10)
c. Explain, in brief, pipeline stages on Pentium processor. d. Explain, in brief, data format supported by SuperSparc processor. Q.2. a. Explain memory segmentation with pros and cons. b. Draw and explain the block diagram of 8255. Also, explain different operating (12) modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: l. 256 KB of RAM using 64 KB x 8-bit device ll. 128 KB of RAM using 64 KB x 8-bit device lll. Three 8-bit parallel ports using 8255 lV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (05) (05) (08) (08)
c. Explain, in brief, pipeline stages on Pentium processor. d. Explain, in brief, data format supported by SuperSparc processor. Q.2. a. Explain memory segmentation with pros and cons. b. Draw and explain the block diagram of 8255. Also, explain different operating (12) modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: l. 256 KB of RAM using 64 KB x 8-bit device ll. 128 KB of RAM using 64 KB x 8-bit device lll. Three 8-bit parallel ports using 8255 lV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (05) (05) (08) (08)
c. Explain, in brief, pipeline stages on Pentium processor. d. Explain, in brief, data format supported by SuperSparc processor. Q.2. a. Explain memory segmentation with pros and cons. b. Draw and explain the block diagram of 8255. Also, explain different operating (12) modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: l. 256 KB of RAM using 64 KB x 8-bit device ll. 128 KB of RAM using 64 KB x 8-bit device lll. Three 8-bit parallel ports using 8255 lV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (05) (05) (08) (08)
c. Explain, in brief, pipeline stages on Pentium processor. d. Explain, in brief, data format supported by SuperSparc processor. Q.2. a. Explain memory segmentation with pros and cons. b. Draw and explain the block diagram of 8255. Also, explain different operating (12) modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: l. 256 KB of RAM using 64 KB x 8-bit device ll. 128 KB of RAM using 64 KB x 8-bit device lll. Three 8-bit parallel ports using 8255 lV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (05) (05) (08) (08)
c. Explain, in brief, pipeline stages on Pentium processor. d. Explain, in brief, data format supported by SuperSparc processor. Q.2. a. Explain memory segmentation with pros and cons. b. Draw and explain the block diagram of 8255. Also, explain different operating (12) modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: l. 256 KB of RAM using 64 KB x 8-bit device ll. 128 KB of RAM using 64 KB x 8-bit device lll. Three 8-bit parallel ports using 8255 lV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (05) (05) (08) (08)
modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: I. 256 KB of RAM using 64 KB x 8-bit device II. 128 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (12) (12) (13)
modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: I. 256 KB of RAM using 64 KB x 8-bit device II. 128 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (12) (12) (13)
modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: I. 256 KB of RAM using 64 KB x 8-bit device II. 128 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. (12) (12) (13)
modes of 8255. Q.3. a. Design 8086 based minimum mode system for following requirements: I. 256 KB of RAM using 64 KB x 8-bit device III. 128 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. (10) Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers (05) d. 8259 – PIC (05)
Q.3. a. Design 8086 based minimum mode system for following requirements: I. 256 KB of RAM using 64 KB x 8-bit device III. 128 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. (10) b. Draw timing diagram of read operation on 8086 based system. (10) Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (05)
I. 256 KB of RAM using 64 KB x 8-bit device III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC Q.6. Write short notes on (05) C. SuperSparc registers D. SuperSparc register D. SuperSparc register D. SuperSparc register D. SuperSparc register D. SuperSparc r
III. Three 8-bit parallel ports using 8255 IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC Discuss, in brief, protection mechanism of 80386DX. (08) (08) (08) (09) (09) (09) (00) (00) (01) (02) (03) (04) (05) (05) (05) (05) (05)
IV. Support for 8 interrupts b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC Q.6. Write short notes on (05) b. Comparison between i6 and i7 c. SuperSparc registers (05) d. 8259 – PIC
b. Explain, in brief, cache organization of Pentium processor. Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (08) (09) (09) (05) (05) (05) (05) (05)
Q.4. a. Draw and explain architecture of SuperSparc processor. b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC Q.6. (05) Q.6. (05)
b. Discuss, in brief, protection mechanism of 80386DX. Q.5. a. Draw and explain architecture of Pentium processor. (10) b. Draw timing diagram of read operation on 8086 based system. (10) Q.6. Write short notes on a. 8089 I/O Processor (05) b. Comparison between i5 and i7 (05) c. SuperSparc registers (05) d. 8259 – PIC (05)
Q.5. a. Draw and explain architecture of Pentium processor. b. Draw timing diagram of read operation on 8086 based system. Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (05) (05)
b. Draw timing diagram of read operation on 8086 based system. (10) Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (05) (05) (05)
Q.6. Write short notes on a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (05) (05) (05)
a. 8089 I/O Processor b. Comparison between i5 and i7 c. SuperSparc registers d. 8259 – PIC (05) (05)
c. SuperSparc registers (05) d. 8259 – PIC (05)
d. 8259 – PIC (05)
- x - CAMPUS.
CARIS.
CARD'S
CAZA.
C.R.
C.P.
CX
the state of the s
Δ_{χ}
A second
FW-Con. 10270-16.
S
L. Company of the com
the state of the s