QP Code : **14553**

(3 Hours) [Total Marks : 80

N.B. : (1) Question No.1 is compulsory.
(2) **Attempt** any **three** from remaining questions.
(3) **Assume suitable** data if required and mention the same in answer book.

1. Attempt any **five** :— 20

(a) The PNP transistor shown in Fig 1a has $\beta=50$. Find the value of Rc to obtain
$Vc = +5V$. What happens if transistor is replaced with another transistor having $\beta=100$.

$R_B = 100K$

$V_{EB}(active) = 0.7V$

$V_{EE} = 10V$

Fig 1a .

(b) Draw small signal model of JFET and explain significance of each parameter.
(c) Why common collector amplifier is used as buffer. Why buffers are required.
(d) Write down current equation of diode and explain significance of each parameters.
(e) For the circuit shown in Fig 1e. Find I_{DS} and V_{DS} if $V_{RS}=1.5$ V.

$V_{DD} = 15 V$

$R_D = 2K$

$I_{DSS} = 10mA$
$V_P = -2V$

$R_G = 1M$
$1.5V$
R_S

Fig 1e.

GN-Con: 6460-14. [TURN OVER 54

(f)   Compare Collpit's and Clapp's oscillator.

2.   (a)   Explain working of n-channel EMOSFET with the help output characteristics,   10
showing clearly effect of channel length modulation. Given equation of drain
current in linear and saturation current along with conditions.

(b)   Design JFET circuit with voltage divider biasing as shown in Fig 2b with JFET   10
parameters I_{DSS}=12mA, V_p= -3.5V and λ=0. Let R_1+R_2=100K, I_{DSQ} = 5mA and
V_{DSQ}=5V.

Fig 2b

3.   (a)   Draw circuit diagram of common emitter amplifier with voltage divider bias with   10
bypassed emitter resistance and derive expression for voltage gain, current gain,
input resistance, output resistance using hybrid-π model which includes early effect.

(b)   In n-channel E-MOSFET   10
   (i)   Substrate doping N_A=10^{16} cm^{-3}
   (ii)   Polysilicon Gae doping N_D=10^{20} cm^{-3}
   (iii)   Gate oxide thickness tox =0.5 μm
   (iv)   Oxide positive charge interface density=4×10^{10}cm^{-2}
   (v)   Charge of electron= 1.6×10^{-19}col
   (vi)   Permittivity of free space ϵ_0=8.85×10^{-14} F/cm.
   (vii)   Dielectric constant of Si=11.9
   (viii)   Dielectric constant of SiO_2 =3.9
Find zero bias threshold voltage (V_{TO})

4. (a) Explain the working of wien-Bridge Oscillator. Derive the expression for frequency of Oscillation and the value of gain required for sustained oscillation.   10

   (b) For the circuit shown in Fig 4b, assume $\beta = 100$.

     (i) Find thevenin's equivalent voltage V_{TH} and resistance R_{TH} for base circuit.   10

     (ii) Determine I_{CQ} and V_{CEQ}

Fig 4b.

5. (a) Draw a required diode clamper circuit to generate the output v_o to from the input v_I as shown in Fig 5a if   10

     (i) $V\gamma = 0V$

     (ii) $V\gamma = 0.7V$. Where $V\gamma$ is cutin voltage of diode.

Fig.5a.

[TURN OVER   56

(b)   What are different biasing techniques used to bias D-MOSFET and E-MOSFET.   10
Explain with the help of appropriate circuit diagrams.

6. Write short notes on any **four** :—   20
   (i)   Hybrid-π model of BJT
   (ii)   Twin-T oscillator
   (iii) AC and DC load line.
   (iv)   Construction and operation of photodiode.
   (v)   MOS capacitor.

———————