ADIC : IV SEM EE : CBS GS

97 copies

08 06/15

QP Code: 3498

(3 Hours) [Total Marks: 80

- N.B. (1) Question No. 1 is compulsory.
 - (2) Attempt any three questions from the remaining five questions.
 - (3) Assume suitable data if necessary.
- 1. Attempt any five :-
 - (a) Draw pin diagram of IC 741. Mention any four practical values of op-amp parameters.
 - (b) What are drawbacks of basic differentiator circuit? Suggest remedies. 4
 - (c) Design high pass filter with a cut off frequency of 10 KHz and pass band of 2.Assume C = 0.1 μF
 - (d) Draw the combinational circuit using basic gates to obtain following 4 output.
 - $Y = AB + B\overline{C} + \overline{A}\overline{B}$
 - (e) Convert the following -
 - (i) 1011011 to gray code
 - (ii) (CD8·4)₁₆ to octal
 - (f) Explain in brief types of Registers.
- (a) Design and draw a stable multivibrator for output frequency of 5KHz and duty 10 cycle of 60% using IC 555. Also draw waveforms across timing capacitor and the output. Assume Vcc = 5V.
 - (b) Explain operation of op-amp as an adder. Draw a circuit for inverting summing 10 amplifier with $V_1 = 2V_2$, $V_2 = 4V$ and $R_1 = R_2 = R_F = 10k\Omega$. Calculate output voltage.
- 3. (a) Design an adjustable voltage regulator for the range of 1.25 V to 15 V using IC 10 317. Also draw circuit for practical voltage regulator using IC 317.
 - (b) Explain with waveforms positive and negative clipper circuit using opamp. 10
- 4. (a) Explain with diagram working and operation of successive approximation ADC. 10
 - (b) Explain w.r.t. digital ICs
 - (i) Propogation delay
 - (ii) Noise margin
 - (c) Write short note on interfacing between TTL and CMOS logic families. 5

JP-Con. 12398-15.

[TURN OVER

5

5.	(a)	Sinplify the following expression and implement using universal gate	10
		$Y = \Sigma m (1, 4, 8, 12, 13, 15) + \Sigma d (3,14)$	
	(b)	Implement following expression using -	
		(i) one 8:1 mux	10
		(ii) two 4:1 Mux	
		(iii) one 4:1 Mux	
		$F(A,B,C) = \Sigma m(0,2,5,6,7)$	
6.	(a)	Convert S-R flip flop to T-flip flop.	5
		Compare combinational and sequential circuits.	5
, w	(c)	Explain with timing diagram the working of four bit asynchronous up counte	r 10
		using JK flip flop.	