

TE-sem-VI- CB45- EXTC

NLSI

QP Code: 6491

19/12/15

	7	H	^		764	۵)	ı.
•		п	O	u	г	S	ı
•			_	-		-,	,

[Total Marks: 80

- N.B.: (1) Question No. 1 is compulsory. Solve any three from the remaining five questions.(2) Figures to right indicate full marks.
 - (3) Assume suitable data if required and mention the same in the answer
- 1. Solve any five from the following
 a) Explain Level 1 and Level 2 MOSFET model used in circuit simulator.
 - b) In 2 input CMOS NAND gate all PMOS transistors have $\binom{W}{L}_p = 20$ and all

NMOS transistors have $\left(\frac{W}{L}\right)_n = 10$. Draw its equivalent CMOS inverter and find size of PMOS and NMOS transistor in the equivalent inverter circuit.

- c) What are advantages & disadvantages of dynamic logic circuit.
- d) Why sense amplifier is used in memory circuit. Explain its working.
- e) How low power circuit is designed through voltage scaling.
- f) Explain hot carrier effect in short channel MOSFET.
- 2. a) Compare resistive load inverter, saturated load inverter and CMOS inverter on the basis of Noise margins, power dissipation, area and delay.
 - b) Draw 2 input CMOS NOR gate and using equivalent inverter approach and derive expression for $V_{\rm IL}$, $V_{\rm IH}$, $V_{\rm OL}$ and $V_{\rm OH}$.
- 3. a) Design clocked D-FF and implement using standard CMOS logic style. 10
 - b) Draw layout of six transistor CMOS SRAM using lambda rule.
- 4. a) Explain 4-bit x 4-bit array multiplier with the help of necessary hardware for the generation and addition of partial product.
 - b) Why ESD protection is required for CMOS chips. Explain various techniques 10 of ESD protection.

[TURN OVER

sheet.

		·	
5.	a)	Implement $y = \overline{A(D+E) + BC}$ using	10
		i) Static CMOS style	0
		ii) Pseudo NMOS logic style	1
		iii) Dynamic logic style	
		iv) Transmission Gate logic	
	b)	What are different types of MOSFET scaling? Explain advantages and	10
		disadvantages of each using appropriate equations.	
6. W	Wri	ite short notes on any four	20
		i) 3T-DRAM cell	
		ii) Clock distribution in VLSI system	
		iii) Barrel shifter	
		iv) C ² MOS logic style	
		v) 1-bit shift register	