BE-sem-VII - CBGS-EXTC

17/12/15

QP Code: 6202

(3 Hours)

[Total Marks: 80

- N.B.: (1) Question No. 1 is compulsory and solve any three from the remaining five questions.
 - (2) Figures to right indicate full marks.
 - (3) Assume suitable data if required and mention the same in the answer sheet.
- 1. Solve any four from the following

20

10

10

- a) Explain various problems associated with MOSFET switch.
- b) What are advantages and disadvantages of cascode current mirror ever two transistor simple current mirror. How to overcome disadvantages associated with cascode current mirror.
- c) Find voltage gain and maximum output voltage swing for common source amplifier with resistive load of 2K. Assume MOSFET with $V_{TN} = 1V$, (W/L) = 10, $\mu n Cox = 100 \mu A/V^2$, $V_{DD} = 5V$ and DC bias at Gate is 2V.
- d) Explain various performance parameters of CMOS operational Amplifier.
- e) Explain various issues associated with mixed signal circuit layout.
- 2. a) With the help of neat circuit diagram explain working common source amplifier with diode connected PMOS load. Derive expression for its voltage gain and output resistance. What happens to the performance of the amplifier if diode connected PMOS load is replaced by diode connected NMOS load.
 - b) Draw circuit diagram of resistive load differential amplifier with constant current source as tail current. Explain its working with the help of voltage transfer characteristics and derive expression for differential voltage gain using superposistion theorem.
- a) Design two stage Operational Transconductance Amplifier (OTA) to satisfy following specifications with phase margin of 60°. Assume for all transistors
 L = 1 µm
 - i) Av≥3000 V/V
 - ii) Slew rate > 5 V/us
 - iii) Gain Bandwidth = 5MHz
 - iv) Power dissipation < 2mW
 - v) Input common Mode Range (ICMR) = -0.5V to 1.5V

TURN OVER

MD-Con. 11743-15.

	,	vi) Output swing = ± 1.5 V	
		Assume $V_{DD} = 2.0 \text{V}$ and $V_{SS} = -2.0 \text{V}$.	
		Load Capacitance $C_L = 5PF$. Use NMOS transistors with $V_{TN} = 0.5V$,	
		μ nCox = 120 μ A/V ² , λ n = 0.02V ⁻¹ and PMOS transistors with V _{TP} = -0.5V, μ pCox = 60 μ A/V ² , λ p = 0.03V ⁻¹ .	
		Calculate expected voltage gain and power dissipation for designed circuit.	V.
	b)	Why frequency compensation is necessary for operational amplifiers. Explain Miller's compensation technique with respect to two stage OTA.	5
4.	a)	Explain in detail working of switched capacitor integrator.	10
	b)	Explain different types of noise sources present in MOS circuits. Derive	10
		expression for the total noise voltage of the single stage common-source	
		amplifier with resistive load.	
5.	a)	Consider a 3-bit D/A converter in which Vref = 4V, with the following	10
		measured values.	
		{0.011 : 0.507 : 1.002 : 1.501 : 1.996 : 2.495 : 2.996 : 3.491}	
		Find the INL and DNL errors in units of LSB.	
	b)	With the help of neat diagram, explain in detail working of charge scaling	10
		DAC. What are limitations of charge scaling DAC architecture and how to	
		overcome the same.	
6.	Wr	ite short notes on any four	20
		i) Two step flash ADC	
		ii) CMOS comparator	
		iii) Band gap voltage reference	
		iv) Common mode response of differential pair	
		v) Cyclic DAC	