

QP Code : 28715

2

- (b) Draw circuit diagram of JFET small signal CS amplifier with self-bias and derive the expression for, small signal mid-band voltage gain, input impedance and output impedance. 10
5. (a) Explain the biasing techniques for D-MOSFET and E-MOSFET. 10
 (b) A JFET amplifier with voltage divider biasing circuit shown in figure 2 below has the following parameters: $I_{DSS} = 4\text{mA}$, $V_P = -2\text{V}$
 The circuit parameters: $R_D = 1\text{k}\Omega$, $R_1 = 12\text{M}\Omega$, $I_{DQ} = 3.4\text{mA}$ and $V_{DS} = 10\text{V}$, $V_{DD} = 24\text{V}$. Determine the values of R_2 and R_S .
6. (a) Design L section LC filter with full wave rectifier to meet following specifications: The DC output voltage $V_{DC} = 220\text{V}$, deliver $I_L = 70\text{mA} \pm 20\text{mA}$ to the resistive load, and required ripple factor is 0.04. Also find bleeder resistance if required. 12
 (b) Design a simple Zener voltage regulator to meet the following specifications: Output voltage $V_O = 6.8\text{V}$, Load current $I_{L\text{max}} = 60\text{mA}$, $I_{L\text{min}} = 0\text{mA}$, $I_{Z\text{max}} = 100\text{mA}$, $I_{Z\text{min}} = 5\text{mA}$, $P_Z = 440\text{mW}$ and Input voltage $V_i = 20\text{V to } 30\text{V}$. 8
7. Write a short note on following (any two) 20
 (a) SCR (Construction and Characteristics).
 (b) Bias compensation techniques.
 (c) E-MOSFET (Construction and Characteristics).




Fig.2

[TURN OVER

QP Code : 28715

(3 Hours)

[Total Marks : 100

- N.B. : (1) Question No. 1 is compulsory.
(2) Attempt any four questions out of the remaining six questions.
(3) Figures to the right indicate full marks.
(4) Assume suitable data whenever necessary but justify the same.

1. (a) Design single stage RC coupled CE amplifier for the following specifications: $A_v \geq 110$, $V_o = 3.5V$, $F_L = 20Hz$. Use $V_{CC} = 15V$. 15
(b) For the above designed amplifier determine; voltage gain, input impedance, output impedance. 5
2. (a) Design single stage CS amplifier employing JFET type BFW11 for the following specifications; $A_v \geq 12$, $V_o = 4.2V$, $I_{DSQ} = 1.2mA$, $V_{CC} = 21V$ and $F_L = 20Hz$. 15
(b) For the designed amplifier, determine what will be the maximum output voltage that can be obtained without distortion and corresponding input voltage that can be applied in the worst condition. 5
3. (a) Draw small signal hybrid parameter equivalent circuit for CE amplifier and define the same. What are the advantages of h-parameters? 10
(b) Design voltage divider bias circuit for $I_E = 1.2mA$, $V_{CE} = 2.2V$, $R_E = 1k\Omega$ and $\beta = 60$. $S_{ICQ} = 8$. Assume $V_{CC} = 9V$. 10
4. (a) For the amplifier shown in figure analyze and determine 10
(i) DC bias condition
(ii) Small-signal voltage gain
(iii) Input and output impedance.

The circuit parameters are:

$R_1 = 56k\Omega$, $R_2 = 12.2k\Omega$, $R_E = 0.4k\Omega$, $R_C = 2k\Omega$, $R_L = 10k\Omega$, $R_s = 0.5k\Omega$, $V_{CC} = 10V$

and BJT parameters are $\beta = 100$, $V_{BE} = 0.7V$




Fig.1

Transistor type	P_{dmax} Watts	I_{cmx} Amps	V_{ce} Volts	V_{ce0} Volts	V_{ce0} Volts	V_{ce0} Volts	V_{ce} Volts	V_{ce} Volts	V_{ce} Volts	T_j °C	D.C. current	gain	Small	Signal	f_h	V_{ce} max	θ_{JA} °C/W	Dist'd
2N3055	115.5	15.0	1-1	100	60	70	90	7	200	20	50	70	15	50	120	1.8	1.5	0.7
ECN055	50.0	5.0	1-0	60	55	55	60	5	200	25	50	100	25	75	125	1.5	3.5	0.4
ECN149	30.0	4.0	1-0	50	40	30	—	8	150	30	50	110	33	60	115	1.2	4.0	0.3
ECN100	5.0	0.7	0-6	70	60	50	6	6	200	50	90	280	50	90	280	0.9	3.5	—
BC147A	0.25	0.1	0.25	50	45	30	—	6	125	115	180	220	125	220	260	0.9	—	—
2N525(PNP)	0.225	0.5	0.25	85	30	50	—	—	100	35	—	65	—	45	—	—	—	—
BC147B	0.25	0.1	0.25	50	45	50	—	6	125	200	290	450	240	330	500	0.9	—	—

Transistor type	h_{ie}	h_{oe}	h_{re}	h_{fe}
BC 147A	2.7 K Ω	18 μ U	15 x 10 ⁻⁴	0.4°C/mW
2N 525 (PNP)	1.4 K Ω	25 μ U	3.2 x 10 ⁻⁴	—
BC 147B	4.5 K Ω	50 μ U	2 x 10 ⁻⁴	0.4°C/mW

BFW 11—JFET MUTUAL CHARACTERISTICS															
-V _{GS} volts	I _D max. mA	I _D typ. mA	I _D min. mA	g _m	r _{ds}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}	r _{gs}
0.0	0.2	0.4	0.6	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
1.0	0.9	1.6	2.3	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
2.0	1.6	2.3	3.0	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
3.0	2.3	3.0	3.7	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
4.0	3.0	3.7	4.4	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
5.0	3.7	4.4	5.1	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
6.0	4.4	5.1	5.8	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
7.0	5.1	5.8	6.5	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
8.0	5.8	6.5	7.2	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
9.0	6.5	7.2	7.9	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0
10.0	7.2	7.9	8.6	1.0	1.2	1.6	2.0	2.4	2.5	3.0	3.5	4.0	4.0	4.0	4.0

N-Channel JFET

Type	V_{GS} max. Volts	V_{DS} max. Volts	V_{GS} max. Volts	P_d max. @25°C	T_j max.	I_{DSS}	r_{ds}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}
2N3822	50	50	50	300 mW	175°C	2 mA	3000 $\mu\Omega$	6	50 K Ω	2 mW/°C	—	—	—	—	—	—	—	—	—
BFW 11 (typical)	30	30	30	300 mW	200°C	7 mA	5600 $\mu\Omega$	25	50 K Ω	—	—	—	—	—	—	—	—	—	—

JFET type	P_d max. @25°C	I_D max. @25°C	peak pulse current	V_{GS} max. Volts	V_{DS} max. Volts	T_j max.	r_{ds}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}	r_{gs}
2N2646	300mW	50mA	2Amp.	30	35	125°C	0.56	0.75	4.7	7.0	9.1	—	—	—	—	—	—	—	—

MUPDI6025 ANJUMAN-ILAMIS AL-FAR TECHNICAL CAMPUS PANVEL 18-05-2016 13:53:22